Bruce Jacob

University of Maryland ECE Dept.

SLIDE 1

ENEE 359a Digital VLSI Circuits

P/N Junction, MOS Transistors, CMOS Inverter

Prof. Bruce Jacob blj@eng.umd.edu



Credit where credit is due:

Slides contain original artwork (© Jacob 2004) as well as material taken liberally from Irwin & Vijay's CSE477 slides (PSU), Schmit & Strojwas's 18-322 slides (CMU), Wolf's slides for *Modern VLSI Design*, and/or Rabaey's slides (UCB). Device physics: http://hyperphysics.phy-astr.gsu.edu/hbase/solids/sselcn.html

Bruce Jacob

University of Maryland ECE Dept.

SLIDE 2

Overview

- Electrons & holes, bands & band gaps, insulators, conductors, semiconductors
- Silicon crystal lattice & doping
- P/N junction & parasitic capacitance
- n-type/n-channel MOSFET
- Timing analysis of MOSFET, capacitance
- Body effect, series-connected FETs
- CMOS inverter: timing, switching threshold, transistor sizing
- Dynamic behavior (preview)





Bruce Jacob

University of Maryland ECE Dept.

SLIDE 4





14 protons in nucleus 4 valence electrons



Silicon, Specifically



ENEE 359a Lecture/s 3-5 Transistors & CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.



Bruce Jacob

University of Maryland ECE Dept.

SLIDE 6

Silicon, Specifically





Bruce Jacob

University of Maryland ECE Dept.

SLIDE 7



Silicon Lattice — It is a semiconductor





ENEE 359a
Lecture/s 3-5
Transistors &
CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.

SLIDE 8

Silicon, Specifically

Semiconductor current: electron/hole flow







Silicon, Specifically

Doping: small % of foreign atoms in lattice



Breaks up regular lattice, produces dramatic changes in electrical properties

- Donors: pentavalent impurities (5 valence electrons) produce n-type semiconductors by adding electrons.
 E.g. antimony, arsenic, phosphorus
- Acceptors: trivalent impurities (3 valence electrons) produce p-type semiconductors by adding electron deficiencies ("holes"). E.g. boron, aluminum, gallium

ENEE 359a Lecture/s 3-5 Transistors & CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.



Bruce Jacob

University of Maryland ECE Dept.

SLIDE 11

P-Type Semiconductor



Addition of acceptor impurities contributes hole energy levels low in the semiconductor band gap so that electrons can be easily excited from the valence band into these levels, leaving mobile holes in the valence band. This shifts the effective Fermi level to a point about halfway between the acceptor levels and the valence band. Electrons can be elevated from the valence band to the holes in the band gap with the energy provided by an applied voltage. Since electrons can be exchanged between the holes, the holes are said to be mobile. Holes are said to be the "majority carriers" for current flow in a p-type semiconductor.



Bruce Jacob

University of Maryland ECE Dept.

SLIDE 12

N-Type Semiconductor



Addition of donor impurities contributes electron energy levels high in the semiconductor band gap so that electrons can be easily excited into the conduction band. This shifts the Fermi level to a point about halfway between the donor levels and the conduction band. Electrons can be elevated to the conduction band with the energy provided by an applied voltage and move through the material. Electrons are said to be the "majority carriers" for current flow in an n-type semiconductor.





ENEE 359a Lecture/s 3-5 Transistors & CMOS Inverter	The P/N Junction	on
Bruce Jacob	Acceptor side	Donor side
University of Maryland ECE Dept.	Conduction Band	Conduction Band
SLIDE 14	Extra hole energy levels	Extra electron energy levels
	Valence Band	Valence Band
	P-type	N-type
UNIVERSITY OF MARYLAND	 P-type: extra holes in band valence-band electrons, le valence band N-type: electron energy lev gap allow easy excitation band 	d gap allow excitation of eaving mobile holes in vels near the top of the band of electrons into conduction







Bruce Jacob

University of Maryland ECE Dept.

SLIDE 17

The P/N Junction

DEPLETION REGION



With a connection, electrons from n-region in conduction band diffuse across junction and combine with holes in p-region

UNIVERSITY OF MARYLAND

(why doesn't this continue indefinitely?)



Ions are formed on both sides of junction (negative ion from filled hole; positive ion from removed electron). This forms a space charge that impedes further electron flow.

Bruce Jacob

University of Maryland ECE Dept.

SLIDE 19

The P/N Junction

DEPLETION REGION









P-side is made more positive relative to N-side, making it "downhill" to move an electron across the junction. Electron on N-side can fill a vacancy ("hole") on P-side & move from hole to hole to the left to positive terminal (hole "moves" right).



ENEE 359a
Lecture/s 3-5
Transistors &
CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.

SLIDE 22

The P/N Junction

BIAS EFFECT on DEPLETION REGION

depletion region increases in size until new potential = applied bias

Conduction Band

Reverse Bias

Extra hole energy levels

Valence Band

P-side is made more negative relative to N-side, making it "uphill" to move an electron across the junction. Applied voltage impedes the flow of N-region electrons across the p/n junction. Initial transient electron flow is left to right; it stops when potential (widening depletion region) equals the applied voltage.





Valence Band







































Bruce Jacob

University of Maryland ECE Dept.

SLIDE 41

Example of Drain Current

Values for generic 0.5 µm process:

k' (transconductance) =
$$\mu_n \frac{\varepsilon_{ox}}{t_{ox}}$$
 V_T n-typek'_n = 73 $\mu A/V^2$ 0.7Vp-typek'_p = 21 $\mu A/V^2$ -0.8V

Assume W/L = 3/2, $V_{GS} = 2V$, find I_{DS} for NMOS device at saturation point:

$$I_{DS} = \frac{1}{2} \left(k' \frac{W}{L} \right) \left(V_{GS} - V_T \right)^2$$
$$I_{DS} = \frac{1}{2} \left(73 \frac{\mu A}{V^2} \right) \left(\frac{3}{2} \right) \left(2V - 0.7V \right)^2 = 93 \mu A$$







All polarities of all voltages and currents are reversed



PMOS transistor, 0.25um, $L_d = 0.25um$, W/L = 1.5, $V_{DD} = 2.5V$, $V_T = -0.4V$







Bruce Jacob

ENEE 359a Lecture/s 3-5

Transistors & CMOS Inverter



RC time-constant: dictates how rapidly the output voltage reacts to the voltage rise on input (step function).

Larger RC, slower response









Bruce Jacob

University of Maryland ECE Dept.

SLIDE 47



NAND gate



- If #B propagates signal in non-zero time, the effective source voltage for #A can go positive (higher than ground)
- Perspective: Things start to get interesting when you start connecting these things together ...





CMOS Inverter Layout II





Bruce Jacob

University of Maryland ECE Dept.

SLIDE 49



Another view (note: wells/tubs not shown)



charge C_L through R_p or discharge C_L through R_n

CMOS Inverter: Transfer Plot



ENEE 359a Lecture/s 3-5 Transistors & CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.





Bruce Jacob

University of Maryland ECE Dept.



- Full rail-to-rail swing -> high noise margins
- Logic levels not dependent upon the relative device sizes -> transistors can be minimum size -> ratioless
- Always a path to Vdd or GND in steady state -> low output impedance (output resistance in kΩ range) -> large fan-out (albeit with degraded performance)
- Extremely high input resistance (gate of MOS transistor is near perfect insulator) -> nearly zero steady-state input current
- No direct path steady-state between power and ground -> no static power dissipation
- Propagation delay function of load capacitance and resistance of transistors





Fan-out: number of gates connected to the output of the driving date

• Gates with large fan-out are slower

Fan-in: the number of inuts to the gate

• Gates with large fan-in are bigger and slower







The electrical characteristics of transistors determine the switching speed of a circuit

 Need to select the aspect ratios (W/L)_n and (W/L)_p of every FET in the circuit

Define Unit Transistor (R₁, C₁)

- L/W_{min}-> highest resistance
- $R_2 = R_1 \div 2 \text{ and } C_2 = 2 \bullet C_1$
- Separate nFET and pFET unit transistors



Transistors & CMOS Inverter Bruce Jacob

ENEE 359a Lecture/s 3-5

University of Maryland ECE Dept.





Bruce Jacob

University of Maryland ECE Dept.

SLIDE 59

Transistor Sizing II

Resistance of MOSFET:

$$\boldsymbol{R}_{n} = \frac{1}{\boldsymbol{\mu}_{n} \boldsymbol{C}_{ox} (\boldsymbol{V}_{GS} - \boldsymbol{V}_{Tn})} \left(\frac{\boldsymbol{L}}{\boldsymbol{W}}\right)$$

 Increasing W decreases the resistance; allows more current to flow

Oxide capacitance $C_{ox} = \varepsilon_{ox} / t_{ox}$ [F/cm²]

Gate capacitance $C_{\rm G} = C_{\rm ox} WL$ [F]

Transconductance $\beta_n = \mu_n C_{ox} \left(\frac{W}{L} \right) = k'_n \left(\frac{W}{L} \right)$

(units [A/V²])



Bruce Jacob

University of Maryland ECE Dept.

SLIDE 60

Transistor Sizing II

nFET vs. pFET

$$\boldsymbol{R}_{n} = \frac{1}{\beta_{n}(\boldsymbol{V}_{DD} - \boldsymbol{V}_{Tn})} \qquad \beta_{n} = \mu_{n}\boldsymbol{C}_{ox}\left(\frac{\boldsymbol{W}}{\boldsymbol{L}}\right)_{n}$$
$$\boldsymbol{R}_{p} = \frac{1}{\beta_{p}(\boldsymbol{V}_{DD} - |\boldsymbol{V}_{Tp}|)} \qquad \beta_{p} = \mu_{p}\boldsymbol{C}_{ox}\left(\frac{\boldsymbol{W}}{\boldsymbol{L}}\right)_{p}$$

 $\frac{\mu_n}{\mu_p} = r \quad \text{Typically} \quad (2..3)$

(µ is the carrier mobility through device)





Bruce Jacob

University of Maryland ECE Dept.

SLIDE 62



Inverter Switching Point

At all points $I_{DSn} = I_{DSp}$ (drain currents)

At switching point, Vin = Vout = Vsp

$$\frac{\beta_n}{2} (V_{SP} - V_{Tn})^2 = \frac{\beta_p}{2} (V_{DD} - V_{SP} - V_{Tp})^2$$
$$V_{SP} = \frac{\sqrt{\frac{\beta_n}{\beta_p}} \cdot V_{Tn} + (V_{DD} - V_{Tp})}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

For Vsp = Vdd/2, assuming $V_{Tn} = V_{Tp}$, $\beta_n = \beta_p => W_p \approx 2-3W_n$ (equal drive currents, equal R_{eff} : $R_n = R_p$)

The Result ($W_p = 2W_n$, .25µm)



ENEE 359a Lecture/s 3-5 Transistors & CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.







Inverter Switching Delay

Bruce Jacob

ENEE 359a Lecture/s 3-5

Transistors & CMOS Inverter

University of Maryland ECE Dept.

SLIDE 66



Charging: Vout rising

Discharging: Vout falling

If $(W/L)_p = r(W/L)_n$ then $\beta_n = \beta_p$ (and $R_n = R_p$) ... symmetric inverter

Make pFET bigger (wider) by factor of r



Inverter Switching Delay



Charging: Vout rising

Discharging: Vout falling

$$\begin{split} t_{pLH} &= \text{In(2) } R_p \ \text{C}_L = 0.69 \ \text{R}_p \ \text{C}_L \\ t_{pHL} &= \text{In(2) } R_n \ \text{C}_L = 0.69 \ \text{R}_n \ \text{C}_L \\ t_p &= (t_{pHL} + t_{pLH})/2 = 0.69 \ \text{CL}(R_n + R_p)/2 \end{split}$$

(note: the ln(2)RC term comes from first-order analysis of simple RC circuit's respose to step input ... time for output to reach 50% value)

UNIVERSITY OF MARYLAND

ENEE 359a Lecture/s 3-5

Transistors & CMOS Inverter

Bruce Jacob

University of Maryland ECE Dept.





ENEE 359a Lecture/s 3-5 **Dynamic Power Dissipation Transistors & CMOS** Inverter **Bruce Jacob** University of VDD VDD Maryland ECE Dept. R_p C_{tot} SLIDE 70 VOUT С R_n T **Charging: Vout rising Discharging: Vout falling**

$$I_{\text{avg}} = \frac{Q_{\text{Ctot}}}{T} = \frac{V_{\text{DD}} \cdot C_{\text{tot}}}{T}$$
$$P_{\text{avg}} = V_{\text{DD}} \cdot I_{\text{avg}} = \frac{C_{\text{tot}} \cdot V_{\text{DD}}^2}{T} = C_{\text{tot}} \cdot V_{\text{DD}}^2 \cdot f_{\text{CLK}}$$

VOUT

