

ENEE 359a


Digital VLSI Design

Transistor Sizing & Logical Effort

Prof. Bruce Jacob
blj@ece.umd.edu


Credit where credit is due:

Slides contain original artwork (© Jacob 2004) as well as material taken liberally from Irwin & Vijay's CSE477 slides (PSU), Schmit & Strojwas's 18-322 slides (CMU), Dally's EE273 slides (Stanford), Wolf's slides for *Modern VLSI Design*, and/or Rabaey's slides (UCB).





Overview

- **Sizing of transistors to balance performance of single inverter**
- **More on RC time constant, first-order approximation of time delays**
- **Sizing in complex gates, examples**
- **Sizing of inverter chains for driving high capacitance loads (off-chip wires)**



Resistance

WOULD LIKE BALANCED NETWORKS:



Resistance

Resistance of MOSFET:

$$R_n = \frac{1}{\mu_n C_{ox} (V_{GS} - V_{Tn})} \left(\frac{L}{W} \right)$$


- Increasing W decreases the resistance;
allows more current to flow

$$\text{Oxide capacitance } C_{ox} = \epsilon_{ox} / t_{ox} \text{ [F/cm}^2\text{]}$$

$$\text{Gate capacitance } C_G = C_{ox} WL \text{ [F]}$$

$$\text{Transconductance } \beta_n = \mu_n C_{ox} \left(\frac{W}{L} \right) = k'_n \left(\frac{W}{L} \right)$$

(units [A/V²])



Resistance

nFET vs. pFET

$$R_n = \frac{1}{\beta_n (V_{DD} - V_{Tn})}$$


$$\beta_n = \mu_n C_{ox} \left(\frac{W}{L} \right)_n$$

$$R_p = \frac{1}{\beta_p (V_{DD} - |V_{Tp}|)}$$

$$\beta_p = \mu_p C_{ox} \left(\frac{W}{L} \right)_p$$



$$\frac{\mu_n}{\mu_p} = r \quad \text{Typically} \\ (2 \dots 3)$$

(μ is the carrier mobility through device)




Transistor Sizing

SIMPLE CASE: Inverter



Charging: V_{out} rising




Discharging: V_{out} falling

If $(W/L)_p = r(W/L)_n$ then $\beta_n = \beta_p$
(and $R_n = R_p$)


... symmetric inverter

Make pFET bigger (wider) by factor of r



Transistor Sizing

SIMPLE CASE: Inverter




$$t_{pLH} = \ln(2) R_p C_L = 0.69 R_p C_L$$



$$t_{pHL} = \ln(2) R_n C_L = 0.69 R_n C_L$$

$$t_p = (t_{pHL} + t_{pLH})/2 = 0.69 C_L (R_n + R_p)/2$$

(note: the $\ln(2)RC$ term comes from first-order analysis of simple RC circuit's response to step input ... time for output to reach 50% value ... more detail on this in a moment, after we discuss *capacitance* ...)




Wire Resistance




- $R = \rho/l/A = \rho l/(wh)$ for rectangular wires (on-chip wires & vias, PCB traces)
- $R = \rho/l/A = \rho l/(\pi r^2)$ for circular wires (off-chip, off-PCB)

Material	Resistivity ρ ($\Omega\text{-m}$)
Silver (Ag)	1.6×10^{-8}
Copper (Cu)	1.7×10^{-8}
Gold (Au)	2.2×10^{-8}
Aluminum (Al)	2.7×10^{-8}
Tungsten (W)	5.5×10^{-8}




Sheet Resistance



$R = \rho l / (wh) = l/w \cdot \rho/h$ for rectangular wires




Sheet resistance $R_{sq} = \rho/h$ ($h=thickness$)

Material	Sheet resistance R_{sq} (Ω/sq)
n, p well diffusion	1000 to 1500
n+, p+ diffusion	50 to 150
polysilicon	150 to 200
polysilicon with silicide	4 to 5
Aluminum	0.05 to 0.1




More on Resistance


Sheet resistance R_{sq}




$$= 1sq + 1sq + 0.56sq$$




$$= 1sq + 1sq + 0.2sq$$




More on Resistance




(it's not just the channel that counts)




And Now ... Capacitance (C_L)



- **intrinsic MOS transistor capacitances**
- **extrinsic MOS transistor (fanout) capacitances**
- **wiring (interconnect) capacitance**



C_w , a Large Example



Given:


$$R = 40 \text{ m}\Omega/\square$$

$$C_{\text{fringe}} = 0.044 \text{ fF}/\mu\text{m}$$


$$C_{\text{plate}} = 0.031 \text{ fF}/\mu\text{m}^2$$

Determine:

the resistance between A and B, the plate and fringe capacitances to ground.



C_w , a Large Example



Given:

$$R = 40 \text{ m}\Omega/\square$$

$$C_{\text{fringe}} = 0.044 \text{ fF}/\mu\text{m}$$

$$C_{\text{plate}} = 0.031 \text{ fF}/\mu\text{m}^2$$

Determine:

the resistance between A and B, the plate and fringe capacitances to ground.


$$R = (9 + 2 * 0.56 \text{ squares}) * 40 \text{ m}\Omega/\square = 404.8 \text{ m}\Omega$$

$$C_{\text{fringe,g}} = \text{Perimeter } C_{\text{fringe}} = 96.8 \text{ fF}$$



(Perimeter = 2200 μm)

$$C_{\text{plate,g}} = \text{Area } C_{\text{plate}} = 3.41 \text{ pF}$$


(Area = 110,000 μm^2)




Two Chained Inverters




Gate-Drain Capacitance C_{GD}




Scales with transistor width W




Diffusion Capacitance C_{DB}




- Drain is reverse-biased diode, non-linear C dependent on drain voltage (approx. nonlinearity with linear eqn, using K terms for bottom plate and sidewalls)



Gate/Fan-out Capacitance C_G




Scales with both W and L



Two Chained Inverters: C_L


C Term	Expression	Value (fF) H → L	Value (fF) L → H
C_{GD1}	$2 C_{on} W_n$	0.23	0.23
C_{GD2}	$2 C_{op} W_p$	0.61	0.61
C_{DB1}	$K_{eqbpn} AD_n C_j + K_{eqswp} PD_n C_{jsw}$	0.66	0.90
C_{DB2}	$K_{eqbpp} AD_p C_j + K_{eqswp} PD_p C_{jsw}$	1.50	1.15
C_{G3}	$2 C_{on} W_n + C_{ox} W_n L_n$	0.76	0.76
C_{G4}	$2 C_{op} W_p + C_{ox} W_p L_p$	2.28	2.28
C_W	From extraction	0.12	0.12
C_L	Sum	6.1	6.0

- Terms in **red**: under control of designer
- C_L split between **intrinsic** and **extrinsic/wire** sources




MOSFET Switching

Parallel switching (all switch at same time):




$$t_{PLH} = 0.7 \cdot \frac{R_p}{N} \cdot (N \cdot C_{oxp} + C_{load})$$


Series switching (all switch at same time):



$$t_{PHL} = 0.35 \cdot R_n C_{oxn} \cdot N^2 + 0.7 \cdot N \cdot R_n \cdot C_{load}$$




RC Delay, Two Inverters




- $V_{DD}=2.5V, 0.25\mu m$
- $W/L_n = 1.5, W/L_p = 4.5$
- $R_{eqn} = 13 \text{ k}\Omega (\div 1.5)$
- $R_{eqp} = 31 \text{ k}\Omega (\div 4.5)$

$$t_{pHL} = 0.69 R_n C = 36 \text{ ps}$$
$$t_{pLH} = 0.69 R_p C = 29 \text{ ps}$$

From SPICE simulation:
 $t_{pHL} = 39.9 \text{ ps}, t_{pLH} = 31.7 \text{ ps}$



Transistor Sizing I




The electrical characteristics of transistors determine the switching speed of a circuit

- Need to select the aspect ratios $(W/L)_n$ and $(W/L)_p$ of every FET in the circuit


Define *Unit Transistor* (R_1, C_1)

- L/W_{\min} \rightarrow highest resistance (needs scaling)
- $R_2 = R_1 \div 2$ and $C_2 = 2 \cdot C_1$
- Separate nFET and pFET unit transistors
- Unit devices are *not* restricted to individual transistors



Sizing I: Complex Gates

Critical transistors: those in series




- **N FETs in series => scale each by factor of N**
- **Ignore FETs in parallel (assume worst case: only 1 on)**
- **Ultimate goal: total resistance of net = 1 square**




Sizing I: Complex Gates



Critical transistors: those in series






- **N FETs in series => scale each by factor of N**
- **Ignore FETs in parallel (assume worst case: only 1 on)**
- **Ultimate goal: total resistance of net = 1 square**





Examples





Examples



Examples



Examples



Ways to Improve Gate Delay

$$t_p \approx (t_{pHL} + t_{pLH}) \approx [C_L \div (k' W/L V_{DD})]$$

Reduce C_L


- internal diffusion capacitance of the gate itself (keep the drain diffusion as small as possible)
- other terms: interconnect capacitance & fanout

Increase W/L ratio of the transistor


- the most powerful and effective performance optimization tool in the hands of the designer
- watch out for self-loading! – when the intrinsic capacitance dominates the extrinsic load

Increase V_{DD}

- can trade-off energy for performance
- increasing V_{DD} above a certain level yields only very minimal improvements
- reliability concerns enforce a firm upper bound on V_{DD}




Gate Delay, Revisited



$$t_p \approx (t_{pHL} + t_{pLH}) \approx 0.7R_{ref}C_{ref} (1 + C_{ext}/SC_{iref})$$

- widening the PMOS improves t_{pLH} (R_p is lower) but degrades t_{pHL} (increases intrinsic capacitance G_{GD} and G_{DB})
- widening the NMOS improves t_{pHL} (R_n is lower) but degrades t_{pLH} (increases intrinsic capacitance G_{GD} and G_{DB})



Gate Delay, Revisited

So far have sized the PMOS and NMOS so that the R_{eq} 's match (ratio between 2 & 3.5)


- symmetrical VTC
- equal high-to-low and low-to-high propagation delays

If speed is the only concern, **reduce** the width of the PMOS device!


- widening the PMOS degrades t_{pHL} due to larger parasitic capacitance (intrinsic capacitance)

$$B = (W/L_p)/(W/L_n)$$


- $r = R_{eqp}/R_{eqn}$ (resistance ratio of identically-sized PMOS and NMOS)
- $B_{opt} \approx \sqrt{r}$ if wiring capacitance negligible



Gate Delay, Revisited



- β of 2.4 ($R_p/R_n = 31 \text{ k}\Omega/13 \text{ k}\Omega$) [what we've looked at] gives **symmetric response**
- β of 1.6 to 1.9 gives **optimal performance**



Inverter Delay

$$t_p = 0.7R_{\text{ref}}C_{\text{ref}} \left(1 + C_{\text{ext}}/SC_{\text{iref}}\right)$$

$$C_{\text{int}} = \gamma C_g$$


$$t_p = t_{p0} \left(1 + \frac{C_{\text{ext}}}{\gamma C_g}\right)$$

$$t_p = t_{p0} \left(1 + \frac{f}{\gamma}\right)$$

Propagation time is function of ratio of external to internal capacitance


This ratio is called **fan-out, f**

Gamma term is function of technology, $\gamma \approx 1$



Sizing & Big Gates

Sizing for Large Capacitive Loads




Suppose C_{load} large (e.g. off-chip wires)

- Scale each *inverter* (both FETs in the circuit) by a factor A (input capacitances scale by A)
- if input C to last inverter $\cdot A = C_{load}$ (i.e., C_{load} looks like $N+1^{th}$ inverter) then we have:

$$\text{Input } C \text{ of last inverter} = C_{in1} A^N = C_{load}$$


- Rearranging:

$$A = [C_{load} \div C_{in1}]^{1/N}$$



Sizing & Big Gates

Sizing for Large Capacitive Loads




- Capacitances increase by factor of A left to right
- Resistances decrease by factor of A left to right
- Total delay ($t_{pHL} + t_{pLH}$):



$$\begin{aligned} & (R_{n1} + R_{p1}) \cdot (C_{out1} + AC_{in1}) + \\ & (R_{n1} + R_{p1})/A \cdot (AC_{out1} + A^2C_{in1}) + \dots \\ & = N (R_{n1} + R_{p1}) \cdot (C_{out1} + AC_{in1}) \end{aligned}$$

- Find optimal chain length:


$$N_{opt} = \ln(C_{load} \div C_{in1})$$




Sizing & Big Gates




I/O Pad: large structures are ESD diodes and inverter chains (scale: pad is ~65 μm)




Example



**Load is ~8000x that of single inverter's
input capacitance: find optimal solution.**



Example




$$N_{opt} = \ln(20\text{pF}/2.5\text{fF}) = 8.98 \Rightarrow 9 \text{ stages}$$

$$\text{Scaling factor } A = (20\text{pF}/2.5\text{fF})^{1/9} = 2.7$$

$$\begin{aligned} \text{Total delay} &= (t_{pHL} + t_{pLH}) \\ &= N (R_{n1} + R_{p1}) \cdot (C_{out1} + AC_{in1}) \\ &= N (R_{n1} + R_{p1}) \cdot (C_{out1} + [C_{load} \div C_{in1}]^{1/N} C_{in1}) \end{aligned}$$


$$\text{(assume } C_{in1} = 1.5C_{out1} = 2.5 \text{ fF)}$$

$$\begin{aligned} &= 9 \cdot (31/9 + 13/3) \cdot (1.85\text{fF} + 2.7 \cdot 2.5\text{fF}) \\ &= 602 \text{ ps (0.6 ns)} \end{aligned}$$




Generalize: *Logical Effort*

Want to find minimum delay for chains:



Main Points:


- Path length is (maybe) fixed; find scaling
- Want constant scaling factor along path [this gives same *gate effort* at each stage]
- RC delay of a gate uses sum of internal C (its own C_{out}) and input of next gate (C_{in})




Definitions

g = Gate-level logical effort


**= ratio of its input capacitance
to that of INVERTER**



$$g_{\text{nand}} = \frac{n+r}{1+r}$$



$$g_{\text{nor}} = \frac{1+nr}{1+r}$$




Definitions


Total Path Effort $H = GFB$

Optimal gate effort $h = \sqrt[N]{H}$

G = Path Logical Effort



$$G_{\text{path}} = g_{\text{inv}} \cdot g_{\text{nand}} \cdot g_{\text{nand}} \cdot g_{\text{nor}} \cdot g_{\text{inv}}$$




Definitions

Total Path Effort $H = GFB$


Optimal gate effort $h = \sqrt[N]{H}$

$F =$ Effective Fan-Out of Chain



$$F = \frac{C_{load}}{C_{in}}$$

Also called *Electrical Effort*




Definitions

Total Path Effort $H = GFB$


Optimal gate effort $h = \sqrt[N]{H}$

$B =$ Path Branching Effort



$$B = \sum b_{\text{node}}$$

$$b_{\text{node}} = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$$



Definitions

Total Path Effort $H = GFB$

Optimal gate effort $h = \sqrt[N]{H}$

Redefine inverter delay:


$$t_p = t_{p0} \left(1 + \frac{f}{\gamma} \right) \quad \Rightarrow \quad t_p = t_{p0} \left(p + \frac{fg}{\gamma} \right)$$

Total delay through path:

$$D = t_{p0} \sum \left(p_i + \frac{f_i g_i}{\gamma} \right)$$

Minimum delay through path:

$$D = t_{p0} \left(\sum p_i + \frac{N \sqrt[N]{H}}{\gamma} \right)$$



Definitions


Total Path Effort $H = GFB$

Optimal gate effort $h = \sqrt[N]{H}$

Gate effort $h_i = g_i f_i$


Sizing s_i for gate i in chain:

$$s_i = \left(\frac{g_1 s_1}{g_i} \right) \prod_{j=1}^{i-1} \left(\frac{f_j}{b_j} \right)$$



Analysis

Find minimum delay for chain (assume $r=2$):




$$G = (1)(4/3)(4/3)(7/3)(1) = 4.15$$

$$F = 500/20 = 25$$


$$B = 1 \text{ (no branching)}$$

$$h = \sqrt[N]{H} = \sqrt[5]{103.75} = 2.53$$



Analysis

Find minimum delay for chain (assume $r=2$):



$$f_1 = 2.53$$

$$f_2 = 2.53 \cdot 3/4 = 1.9$$

$$f_3 = 2.53 \cdot 3/4 = 1.9$$

$$f_4 = 2.53 \cdot 3/7 = 1.1$$

$$f_5 = 2.53$$

$$s_1 = 1$$

$$s_2 = f_1 \cdot g_1/g_2 = 1.9$$

$$s_3 = f_1 f_2 \cdot g_1/g_3 = 3.6$$

$$s_4 = f_1 f_2 f_3 \cdot g_1/g_4 = 3.9$$

$$s_5 = f_1 f_2 f_3 f_4 \cdot g_1/g_5 = 10.0$$

