

ENEE 359a


Digital VLSI Design

Static CMOS Logic

Prof. Bruce Jacob
blj@eng.umd.edu


Credit where credit is due:

Slides contain original artwork (© Jacob 2004) as well as material taken liberally from Irwin & Vijay's CSE477 slides (PSU), Schmit & Strojwas's 18-322 slides (CMU), Wolf's slides for *Modern VLSI Design*, and/or Rabaey's slides (UCB).




Overview


- **General complementary logic design, perspective, stick-figure circuit diagrams**
- **Examples: constructing PDN/PUN duals, logic -> circuit, circuit -> logic, circuit -> layout, layout -> circuit, cross sectional views of layout**




Complementary Design




- PMOS “Pull-Up” Network (PUN)
- NMOS “Pull-Down” Network (PDN)




Why Division?



PMOS will pass a "1"
NMOS will pass a "0"




Why Division?




NMOS will not pass a "1"

PMOS will not pass a "0"





Building Blocks


NMOS devices in **series**
implement a **NAND** function




NMOS devices in **parallel**
implement a **NOR** function



Implements Arbitrary Logic



- **Pull-Up Network:** on when function = 1
- **Pull-Down Network:** on when function = 0



Static CMOS: Perspective


- “Static” as in “output is logic function of inputs, and, given stable inputs, it does not change over time”
- Propagation delay function of load capacitance and resistance of transistors

PROS:


- Full rail-to-rail swing; **high noise margins**
- Logic levels not dependent upon relative device sizes
- Always a path to Vdd or Gnd in steady state; **low output impedance**
- Extremely high input resistance; **nearly zero steady-state input current**
- No direct path steady state between power and ground; **no static power dissipation**

CONS:

- N inputs => **2N transistors in design**




Constructing the Dual



**Transistors in parallel are in series in dual;
transistors in series are in parallel in dual**



**This is the physical realization of
DeMorgan's theorems:**

- $\overline{A + B} = \overline{A} \cdot \overline{B}$ [$!(A + B) = !A \cdot !B$ or $!(A | B) = !A \& !B$]
- $\overline{A \cdot B} = \overline{A} + \overline{B}$ [$!(A \cdot B) = !A + !B$ or $!(A \& B) = !A | !B$]





Examples

Constructing the Dual




Examples

Constructing the Dual





Examples: Logic \leftrightarrow Circuit

- **XOR [out = $\sim(\bar{A}\bar{B} + AB)$]**




Examples: Logic \leftrightarrow Circuit

- XOR [out = $\sim(\bar{A}\bar{B} + AB)$]





Examples: Logic \leftrightarrow Circuit

- $\text{out} = \sim(\bar{A} \cdot (\bar{C} + B\bar{D}))$



Examples: Logic \leftrightarrow Circuit

- $out = \sim(\bar{A} \cdot (\bar{C} + B\bar{D}))$



SCMOS

SCALABLE DESIGN RULES

CMOS Scales Well ... Exploit That Fact


- Implement it now, shrink it later
- Express all design rules in terms of unit dimension
- Change dimension of the unit, whole design shrinks
- Mead & Conway

Unit Dimension: **Minimum Line Width (2λ)**



- In 1978, $\lambda = 1.5 \mu\text{m}$ (a.k.a. 3 micron technology)
- In 2004, $\lambda = 0.045 \mu\text{m}$ (a.k.a. 90 nanometer technology)

Important Intellectual Idea (but not used in industry) (but we will)


(why not? elegance costs \$\$\$... currently *thousands* of design rules)





How lambda is used ...




Layout \leftrightarrow Circuit




magenta		Metal 2
blue		Metal 1
red		Polysilicon (gate material)
green		Active area (n+ or p+ diffusion)
yellow		Well (p or n)
black		Contact (via)




Layout \leftrightarrow Circuit



Devices can share patterned regions; this may reduce the layout area or complexity!




- FETs in series: source-drain overlap
- FETs in parallel: can share source/drain




Layout \leftrightarrow Circuit

2-INPUT NAND





- FETs in **series** (in NAND PDN): **source-drain overlap**
- FETs in **parallel** (in NAND PUN): **share drain**




Layout \leftrightarrow Circuit

How About 2-INPUT AND?




Layout \leftrightarrow Circuit

How About 2-INPUT AND?




Add an inverter at the end ...





Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL


Complex Logic Gates: OAI Gates



$$F = \text{NOT}(A(B+C+D))$$






Let's look at two "equivalent" approaches





Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL





Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL




Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL





Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL






Another design of
same gate (circuit
above simply flipped)





Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL




Examples: Layout \leftrightarrow Circuit

NOT ALL LAYOUTS ARE CREATED EQUAL




The output here has
two output drain
capacitances.



Examples: Layout \leftrightarrow Circuit





Gate Design Procedure

- Run VDD & GND in metal at top & bottom
- Run vertical poly for each gate input
- Order gates to allow maximum source-drain abutting
- Place max # n-diffusions close to GND
- Place max # p-diffusions close to VDD
- Make remaining connections with metal (try to minimize metal usage)



Stick Diagrams


- Introduced by Mead & Conway in 80's
- Every line of conduction-material layer is represented by line of distinct color



Stick Diagrams



In terms of stick diagrams, we thus say that an nFET is formed whenever

Red (Poly) crosses over Green (Active)



This is consistent with a top view of the transistor.

A pFET is described by the same "red over green" coding, but the crossing point is contained within an nWell boundary




Stick Diagrams



The rules for constructing stick diagrams are based on the characteristics of the conducting layers.

- Only the routing is important, not the line widths

- Red over green gives a FET
(Poly) (Active)




- Blue may cross over green or red without a connection
(Metal1) (Active) (Poly)




Stick Diagrams

Connections between layers are specified by **×**




Schematic






Stick diagram

Poly contact: Metal1-to-Poly
Active Contact: Metal1-to-Active




Stick Diagrams

Metal lines on different layers can cross one another.
Contacting two metal lines requires a via




Stick Diagrams



To create CMOS logic gates, we start with the VDD and VSS (ground) lines. We will use a horizontal orientation for the lines. Remember that stick diagrams only deal with the routing. Widths and spacings are not important.






We have included an n-well region around VDD



Stick Diagrams





$$\text{OUT} = \overline{ABC + D}$$





Examples

2-input NAND





Examples

2-input NAND





Examples

4-input NOR




Examples

4-input NOR





Examples

$$\text{out} = \sim(A \bullet (C + BD))$$




Examples

$$\text{out} = \sim(A \cdot (C + BD))$$




Examples

$$\text{out} = \sim(A \cdot (C + BD))$$





OOOPS -- can't do this




Examples

$$\text{out} = \sim(A \cdot (C + BD))$$




Examples


$$\text{out} = \sim(A \cdot (C + BD))$$



For PUN, either re-route poly or cut p-diff



Views of a Design





2D top-down view
(how designers
see the chip)



3D cross section
(how process
engineers see
the chip)



Examples



Examples



Sizing: What is a MOSFET?


A resistor:
$$R_n = \frac{1}{\mu_n C_{ox} (V_{GS} - V_{Tn})} \left(\frac{L}{W} \right)$$

- (among other things ...) Increasing W decreases the resistance; allows more current to flow

Oxide capacitance
$$C_{ox} = \epsilon_{ox} / t_{ox} \text{ [F/cm}^2\text{]}$$

Transconductance
$$\beta_n = \mu_n C_{ox} \left(\frac{W}{L} \right) = k'_n \left(\frac{W}{L} \right)$$

Gate capacitance
$$C_G = C_{ox} WL \text{ [F]}$$



nFET vs. pFET

$$R_n = \frac{1}{\beta_n (V_{DD} - V_{Tn})}$$


$$\beta_n = \mu_n C_{ox} \left(\frac{W}{L} \right)_n$$

$$R_p = \frac{1}{\beta_p (V_{DD} - |V_{Tp}|)}$$


$$\beta_p = \mu_p C_{ox} \left(\frac{W}{L} \right)_p$$

$$\frac{\mu_n}{\mu_p} = r \quad \text{Typically} \\ (2 \dots 3)$$

(μ is the carrier mobility through device)



Transistor Sizing I




The electrical characteristics of transistors determine the switching speed of a circuit

- Need to select the aspect ratios $(W/L)_n$ and $(W/L)_p$ of every FET in the circuit


Define *Unit Transistor* (R_1, C_1)

- L/W_{\min} \rightarrow highest resistance (needs scaling)
- $R_2 = R_1 \div 2$ and $C_2 = 2 \cdot C_1$
- Separate nFET and pFET unit transistors
- Unit devices are *not* restricted to individual transistors




Sizing I: Complex Gates

Critical transistors: those in series




- **N FETs in series => scale each by factor of N**
- **Ignore FETs in parallel (assume worst case: only 1 on)**
- **Ultimate goal: total resistance of net = 1 square**




Sizing I: Complex Gates



Critical transistors: those in series






- **N FETs in series => scale each by factor of N**
- **Ignore FETs in parallel (assume worst case: only 1 on)**
- **Ultimate goal: total resistance of net = 1 square**





Examples



Examples



Examples



Examples

