# Digital Logic Design ENEE 244-010x 

Lecture 14

## Announcements

- Homework 6 due today


## Agenda

- Last time:
- Binary Adders and Subtracters (5.1, 5.1.1)
- Carry Lookahead Adders (5.1.2, 5.1.3)
- This time:
- Decimal Adders (5.2)
- Comparators (5.3)
- Decoders (5.4)
- Encoders (5.5)
- Multiplexers (5.6)
- After introducing all the MSI components, we will go back and talk about how to use Decoders and Multiplexers for Logic Design.


## Decimal Adders

## 8421 weighted coding scheme or BCD Code

| Decimal Digit | BCD |
| :---: | :---: |
| 0 | 0000 |
| 1 | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| 4 | 0100 |
| 5 | 0101 |
| 6 | 0110 |
| 7 | 0111 |
| 8 | 1000 |
| 9 | 1001 |

Forbidden codes: 1010, 1011, 1100, 1101, 1110, 1111

## Decimal Adder

- Inputs: $A_{3} A_{2} A_{1} A_{0}, B_{3} B_{2} B_{1} B_{0}, C_{\text {in }}$ from previous decade.
- Output: $C_{\text {out }}$ (carry to next decade), $Z_{3} Z_{2} Z_{1} Z_{0}$.
- Idea: Perform regular binary addition and then apply a corrective procedure.


## Comparing Binary and BCD Sums

| Decimal Sum | K | $P_{3}$ | $P_{2}$ | $P_{1}$ | $P_{0}$ | $C_{\text {out }}$ | $Z_{3}$ | $Z_{2}$ | $Z_{1}$ | $Z_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 Cout is |  |  |  |  |  |  |  |  |  |  |  |
| Set to 0 |  |  |  |  |  |  |  |  |  |  |  |

## Decimal Adder

- No correction needed when the decimal sum is between 0-9.
- Must apply a correction when the sum is between 10-19.
- Case 1:
- 16-19: K is set to 1 . Add binary quantity 0110 to $P_{3} P_{2} P_{1} P_{0}$.
- 10-15: $K P_{3} P_{2} P_{1} P_{0}$ are set to 01010, 01011, . ., 01111. Need to add 6. Use a K-map to obtain a Boolean expression to detect these six binary combinations.


## A single-decade BCD Adder



## Comparators

- Compare the magnitude of two binary numbers for the purpose of establishing whether one is greater than, equal to, or less than the other.
- A comparator makes use of a cascade connection of identical subnetworks similar to the case of the parallel adder.


## Comparators

- Consider two n-bit binary numbers:

$$
\begin{aligned}
& A=A_{n-1} \cdots A_{i} A_{i-1} \cdots A_{1} A_{0} \\
& B=B_{n-1} \cdots B_{i} B_{i-1} \cdots B_{1} B_{0}
\end{aligned}
$$

- Assume $A_{i}, B_{i}$ are entering the subnetwork and that the binary numbers are analyzed from right to left.
- Subnetwork is called a 1-bit comparator.


## Comparators

- 3 conditions describing the relative magnitudes of $A_{i-1} \cdots A_{1} A_{0}, B_{i-1} \cdots B_{1} B_{0}$
- $G_{i}=1$ denotes $A_{i-1} \cdots A_{1} A_{0}>B_{i-1} \cdots B_{1} B_{0}$
- $E_{i}=1$ denotes $A_{i-1} \cdots A_{1} A_{0}=B_{i-1} \cdots B_{1} B_{0}$
- $L_{i}=1$ denotes $A_{i-1} \cdots A_{1} A_{0}<B_{i-1} \cdots B_{1} B_{0}$
- 1-bit comparator is a 5-input 3-output network


## Comparators

- Rules:
- If $A_{i}=0, B_{i}=1$ then $L_{i}=1$
- If $A_{i}=1, B_{i}=0$ then $G_{i}=1$
- If $A_{i}=B_{i}$ and $L_{i-1}=1$ then $L_{i}=1$
- If $A_{i}=B_{i}$ and $G_{i-1}=1$ then $G_{i}=1$
- If $A_{i}=B_{i}$ and $E_{i-1}=1$ then $E_{i}=1$
- Can use this to construct a truth table.


## Comparators

- Minimal Sum Boolean Expressions:

$$
\begin{aligned}
& G_{i+1}=A_{i} \bar{B}_{i}+A_{i} G_{i}+\bar{B}_{i} G_{i} \\
& E_{i+1}=\bar{A}_{i} \bar{B}_{i} E_{i}+A_{i} B_{i} E_{i} \\
& L_{i+1}=\bar{A}_{i} B_{i}+B_{i} L_{i}+\bar{A}_{i} L_{i}
\end{aligned}
$$

## Comparators



## Comparators



## Decoder

- Digital information represented in some binary form must be converted into some alternate binary form.
- $n$ to $2^{n}$-line decoder.
- Only one of the $2^{n}$ output lines responds, with a logic-1, to a given input combination of values on its $n$-input lines.


## Realization



| Inputs |  |  |  |  |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $x_{2}$ | $x_{1}$ | $x_{0}$ | $z_{0}$ | $z_{1}$ | $z_{2}$ | $z_{3}$ | $z_{4}$ | $z_{5}$ | $z_{6}$ | $z_{7}$ |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |

Truth Table

## Decoder

- Input combinations can be regarded as binary numbers with the consequences that the $j$-th output line is at logic-1 for $j=0,1, \ldots, 7$ only when input combination j is applied.


## Decoders with an Enable Input



Truth Table

## Decoders with enable inputs

- When disabled, all outputs of the decoder can either be at logic-0 or logic-1.
- Enable input provides the decoder with additional flexibility. Idea: data is applied to the enable input.
- Process is known as demultiplexing.

- Enable inputs are useful when constructing larger decoders from smaller decoders.


## Constructing Larger Decoders



Figure 5.29 A 4-to-16-line decoder constructed from 2-to-4-line decoders.

## Encoders

- Encoders provide for the conversion of binary information from one form to another.
- Encoders are essentially the inverse of decoders.
- $2^{n}$-to- $n$-line encoder in which an assertive logic value on one of its $2^{n}$-input lines causes the corresponding binary code to appear at the output lines.

| $x_{0}$ | $x_{1}$ | $x_{2}$ | $x_{3}$ | $x_{4}$ | $x_{5}$ | $x_{6}$ | $x_{7}$ | $z_{0}$ | $z_{1}$ | $z_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Encoders

- Equations for 8-to-3-line encoder:

$$
\begin{aligned}
& z_{0}=x_{1}+x_{3}+x_{5}+x_{7} \\
& z_{1}=x_{2}+x_{3}+x_{6}+x_{7} \\
& z_{2}=x_{4}+x_{5}+x_{6}+x_{7}
\end{aligned}
$$

- In general, the Boolean expression for the output $z_{i}$ is the sum of each input $x_{j}$ in which the binary representation of $j$ has a 1 in the $2^{i}$-bit position.


Figure 5.30 $\mathrm{A} 2^{n}$-to- $n$-line encoder symbol.


Figure 5.31 An 8-to-3-line encoder.

## Priority Encoder

- The assumption that at most a single input to the encoder is asserted at any time is significant in its operation.
- Example: Both $x_{3}(11)$ and $x_{5}$ (101) are asserted. What is the output?
$-111\left(x_{7}\right)$
- Priority Encoder:
- A priority scheme is assigned to the input lines so that whenever more than one input line is asserted at any time, the output is determined by the input line having the highest priority.


## Priority Encoder

Table 5.5 Compressed truth table for an 8-to-3 line priority encoder

| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x_{0}$ | $\boldsymbol{x}_{1}$ | $\boldsymbol{x}_{2}$ | $\boldsymbol{x}_{3}$ | $\boldsymbol{x}_{4}$ | $\boldsymbol{x}_{\mathbf{5}}$ | $\boldsymbol{x}_{6}$ | $\boldsymbol{x}_{7}$ | $z_{2}$ | $z_{1}$ | $\boldsymbol{z}_{\boldsymbol{0}}$ | Valid |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| $\times$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| $\times$ | $\times$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| $\times$ | $\times$ | $\times$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |
| $\times$ | $\times$ | $\times$ | $\times$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 1 | 0 | 1 | 1 | 0 | 1 |  |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 1 | 1 | 1 | 1 | 1 |  |

The output is determined by the asserted input having the highest index. $x_{i}$ has higher priority than $x_{j}$ if $i>j$.
"Valid" indicates that at least one input line is asserted.
This distinguishes the situation that no input line is asserted from when the $x_{0}$ input line is asserted, since in both cases $z_{2} z_{1} z_{0}=000$.

## Multiplexer

- Also called data selectors.
- Basic function: select one of its $2^{n}$ data input lines and place the corresponding information onto a single output line.
- $n$ input bits needed to specify which input line is to be selected.
- Place binary code for a desired data input line onto its $n$ select input lines.


## Realization of 4-to-1 line multiplexer

| $E S_{1} S_{0} I_{0} I_{1} I_{2} I_{3}$ | $f$ |
| :---: | :---: |
| $0 \times \times \times \times \times \times$ | 0 |
| $1000 \times \times \times$ | 0 |
| $1001 \times \times$ | 1 |
| $101 \times 0 \times \times$ | 0 |
| $101 \times 1 \times \times$ | 1 |
| $110 \times 0 \times$ | 0 |
| $110 \times \times 1 \times$ | 1 |
| $111 \times \times \times 0$ | 0 |
| $111 \times \times 1$ | 1 |




## Realization of 4-to-1 line multiplexer

- Alternate description:

| Table 5.6 | Function table for a 4-to-1-line <br> multiplexer |  |  |  |
| :--- | :--- | :--- | :---: | :---: |
| $\boldsymbol{E}$ | $\boldsymbol{S}_{1}$ | $\boldsymbol{S}_{0}$ | $\boldsymbol{f}$ |  |
| 0 | $\times$ | $\times$ | 0 |  |
| 1 | 0 | 0 | $I_{0}$ |  |
| 1 | 0 | 1 | $I_{1}$ |  |
| 1 | 1 | 0 | $I_{2}$ |  |
| 1 | 1 | 1 | $I_{3}$ |  |

- Algebraic description of multiplexer:

$$
f=\left(I_{0} \bar{S}_{1} \bar{S}_{0}+I_{1} \bar{S}_{1} S_{0}+I_{2} S_{1} \bar{S}_{0}+I_{3} S_{1} S_{2}\right) E
$$

## Building a Large Multiplexer



## Multiplexers

- One of the primary applications of multiplexers is to provide for the transmission of information from several sources over a single path.
- This process is known as multiplexing.
- Demultiplexer = decoder with an enable input.


## Multiplexer/Demultiplexer for information transmission



Figure 5.35 A multiplexer/demultiplexer arrangement for information transmission.

